

L Number	Hits	Search Text	DB	Time stamp
217	91	257/E23.034.ccls. and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:07
218	554	257/E23.055.ccls. and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:07
219	77	(257/E23.034.ccls. and (@ad<19990903)) not (257/E23.055.ccls. and (@ad<19990903))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 21:13
220	2290	polyimide with ((carrier or rigid\$4) and (substrate or film or tape))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:28
221	36	(polyimide with ((carrier or rigid\$4) and (substrate or film or tape))) and (257/666.ccls. and (@ad<19990903))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:15
222	1	("6199743").PN.	USPAT	2004/11/14 20:15
223	13	((polyimide and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:35
224	354	((polyimide and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:36
225	1456	((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:37
226	525	((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:40
227	406	((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))) and (LOC or leads or wire or wires or (lead near chip))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:41
228	406	((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))) and (LOC or LUC or leads or wire or wires or (lead near chip))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:42
229	306	(((((tape or polyimide) and ((index or sprocket) near hole\$1)) with (substrate or film or tape)) and (@ad<19990903)) and ((chip or chips or die or dies) with (substrate or tape or polyimide))) and (LOC or LUC or leads or wire or wires or (lead near chip))) not (257/E23.055.ccls. and (@ad<19990903))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:51
230	4	((("5789820") or ("5945834") or ("6362637") or ("6640696")).PN.	USPAT	2004/11/14 20:52
231	4	((("5789820") or ("5945834") or ("6362637") or ("6670696")).PN.	USPAT	2004/11/14 20:55
232	2	"58074064"	JPO; DERWENT	2004/11/14 20:56
233	2	"60046059"	JPO; DERWENT	2004/11/14 20:57

-	2727	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 10:56
-	1869	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:00
-	1247	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (@ad<19990903)) and (wire or wires)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 10:59
-	1574	polyimide with rigid\$4	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:04
-	86	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (polyimide with rigid\$4)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:05
-	25	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (polyimide with rigid\$4)) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:06
-	907	polyimide with ((carreir or rigid\$4) and (substrate or film or tape))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:06
-	78	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (polyimide with ((carreir or rigid\$4) and (substrate or film or tape)))	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:05
-	19	((chip or chips or die or dies) with (substrate or tape)) and (LOC or (lead near chip))) and (polyimide with ((carreir or rigid\$4) and (substrate or film or tape)))) and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/13 11:15
-	554	257/E23.055.cccls. and (@ad<19990903)	USPAT; EPO; JPO; DERWENT; IBM_TDB	2004/11/14 20:04
-	1	("6199743").PN.	USPAT	2004/11/13 12:18

Amaga1

Find what:	21	Find Next					
Area:	<input type="radio"/> All	Direction:	<input type="radio"/> Up	Match word:	<input type="radio"/> Whole	Look in:	<input type="radio"/> Grid
	<input type="radio"/> Self/Cell		<input type="radio"/> Down	<input type="radio"/> Part	<input type="radio"/> Left	<input type="radio"/> Documents	<input type="checkbox"/> Match case

U.S. Patent

Nov. 7, 2000

Sheet 7 of 7

6,144,102




FIG. 9

U.S. Patent

Nov. 7, 2000

Sheet 6 of 7

6,144,102




FIG. 7




FIG. 8

(172)

5. Patent

Nov. 7, 2000

Nov. 7, 2000 Sheet 2 of 7

6,14

the size of the chip. The aforementioned reinforcing part is preferably a resin molding.

DRAWING DESCRIPTION:

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an oblique view of the memory device in an embodiment of this invention as seen from the assembly surface side.

1. FIG. 2 is a cross-sectional view of FIG.

FIG. 3 is a plane view of the insulating substrate after formation of conductor leads on the insulating substrate.

FIG. 4 is a plane view of the insulating film before formation of the conductor leads on the insulating substrate.

FIG. 5 is a plane view of the principal surface side of the semiconductor device before carrying on the insulating substrate.

FIG. 6 is a diagram illustrating the step involving formation of the protective film and openings on the semiconductor chip.

FIG. 7 is a cross-sectional view of the memory device in another embodiment of this invention.

FIG. 8 is a cross-sectional view illustrating the state in which the memory device is accommodated in the molding dies.

FIG. 9 is a plane view of the lead frame.

DETAILED DESCRIPTION:

(1) REFERENCE NUMERALS AND SYMBOLS AS SHOWN IN THE DRAWINGS

(2) In the FIG. 1 represents a semiconductor chip, 1a a principal surface, 2a electrode pad, 3a a Wall, 4 an opening for electrode pad, 5 an opening for inner lead, 6 a through-hole, 7 a conductor lead, 7a an inner lead, 7b an outer lead, 7c a stub, 8 an adhesive layer, 9 a conductor wire, 10 resin, 11 a solder bump, 20 a reinforcing part, 21 a lead





FIG. 3

U.S. Patent Mar. 13, 2001 Sheet 1 of 6 US 6,199,743 B1

(15) United States Patent
Bettinger et al.(10) Patent No.: US 6,199,743 B1
(45) Date of Patent: Mar. 13, 2001

(24) APPARATUS FOR FORMING WIRE BONDS FROM CIRCUITRY ON A SUBSTRATE TO A SEMICONDUCTOR CHIP, AND METHODS OF FORMING SEMICONDUCTOR CHIP ASSEMBLIES

(75) Inventor: Michael Bettinger, Eagle, Ronald W. Ettie, Tracy Raymond, Both of Boise, Idaho; and of ID (US)

(73) Assignee: Micron Technology, Inc., Boise, ID (US)

(1*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(e), by 3 days.

(21) Appl. No.: 09/778,542

(22) Filed: Aug. 15, 1998

(31) Int. Cl.: H01K 19/42 B2D 43/00

B2D 45/04

(51) U.S. Cl.: 228/10.1; 228/15.1;

228/17.2; 228/75.1

(45) Field of Search: 228/10.1, 120,

228/22.1, 123.1, 141.1, 171.1, 172.1, 173.1

(56) References Cited
U.S. PATENT DOCUMENTS3,857,443 • 3,929,787 Both 228/3
3,929,788 • 4,158,160 Both 228/110
4,524,557 • 4,551,251 Both 228/111
4,533,261 • 4,539,261 Both 228/110
4,577,356 • 4,599,265 Both 228/1115,222,357 • 5,199,439 Both et al. 228/10.1
5,374,781 • 5,219,597 Both et al. 457/217
5,461,229 • 5,222,222 Both et al. 228/75.1


* cited by examiner

Primary Examiner—Patrick Ryan
Assistant Examiner—Jacqueline Johnson
(74) Attorney, Agent or Firm—Dowd, Dickey & Whitney LLP

(57) ABSTRACT

The invention encompasses a method of forming a semiconductor chip assembly. A substrate is provided. Such substrate has a top surface, an opposite bottom surface, and a bonding region on one of the top or bottom surfaces. A semiconductor chip is joined to the substrate. The semiconductor chip has bonding regions thereon. A plurality of wires join to the circuitry and extend over the bonding regions of the semiconductor chip. The wires are pressed down to abut the bonding regions of the semiconductor chip with a tool. The tool is lifted from the wires, and subsequently the wires are abutted over the bonding regions of the semiconductor chip. The invention also encompasses an apparatus for forming wire bonds from circuitry on a substrate to a semiconductor chip joined to the substrate. Such apparatus comprises a projector for supporting the substrate and the semiconductor chip, a bonding apparatus for pressing wires onto the bonding regions relative to the substrate, and a deflecting surface configured to press the wires onto a side of the substrate when the pressing tool is moved toward the substrate. The deflecting surface is substantially planar, and has a sufficient length to extend within a performance portion of the chip.

4 Claims, 4 Drawing Sheets




3. Patent

Mar. 13, 2001

Sheet 4 of 6

US 6,199,



US-PAT-NO: 6199743

DOCUMENT-IDENTIFIER: US 6199743 B1

TITLE: Apparatuses for forming wire bonds from circuitry on a substrate to a semiconductor chip, and methods of forming semiconductor chip assemblies

DATE-ISSUED: March 13, 2001

INVENTOR-INFORMATION:

NAME	STATE	ZIP CODE	CITY	COUNTRY
Bettinger, Michael	ID	N/A	Eagle	N/A
Ellis, Ronald W.	ID	N/A	Boise	N/A
Reynolds, Tracy	ID	N/A	Boise	N/A

ASSIGNEE INFORMATION:

NAME	STATE	ZIP CODE	CITY	COUNTRY	TYPE
Micron Technology, Inc.	ID	N/A	Boise	N/A	02

APPL-NO: 09/ 378552

DATE FILED: August 19, 1999

Find what:	84	Find in:	Document				
Area:	<input type="radio"/> All	Direction:	<input type="radio"/> Up <input type="radio"/> Down	Match word:	<input type="radio"/> Whole <input type="radio"/> Part	Look in:	<input type="radio"/> End <input type="radio"/> Beginning
Case:	<input type="radio"/> Sensitive	Sort by:	<input type="radio"/> Document	Order:	<input type="radio"/> Ascending <input type="radio"/> Descending		

257/E23.024, 257/E23.039, 257/E23.055

FIELD-OF-SEARCH: 228/110.1; 228/120; 228/122.1; 228/123.1; 228/141.1; 228/173.1; 228/173.2; 228/121.1

REF-CITED:

U.S. PATENT

DOCUMENTS
PAT-NO
PATENTEE-NAME

ISSUE-DATE

US-CL

3347442
Reber
N/A

October 1967

228/3

3934783
Larrison
N/A

January 1976

228/110

5024367
Full

June 1991

228/111

Equivalent 11

Area: All Up Whole Left Grid Documents Matchcase

Direction: Up Down Left Right

Look in: Current Previous Next All

Cancel

----- KWIC -----

Application Filing Date - AD (1):

19930129

Brief Summary Text - BSTX (6):

The carrier tape is also called a TAB (Tape Automated Bonding) tape and a wiring pattern (lead) is formed by laminating a Cu foil, for example, on an insulating film such as a polyimide film and subjecting the Cu foil to the photoetching process. A bump electrode is formed on the semiconductor chip, the wiring pattern formed on the carrier tape is bonded to the bump electrode, then potting resin is dropped on the inner lead portion of the wiring pattern and the semiconductor chip and heat treatment is effected to cure potting resin. Alternatively, the inner lead portion of the wiring pattern and the semiconductor chip are hermetically sealed by use of mold resin instead of the potting resin.

Detailed Description Text - DETX (3):

FIG. 2 shows a carrier tape used in the semiconductor device of FIG. 1 and shows a state in which the semiconductor chip 1 and the metal plate 20 are attached to the carrier tape 10 and the carrier tape 10 is not yet divided into individual semiconductor devices. A plastic film such as a polyimide or polyester film having flexibility can be used as the insulating film 11 used for a base member of the carrier tape 10. In this example, as the insulating film 11, a polyimide film which is approximately 75 to 125 μ m in thickness is used. The insulating film 11 is a strip-form member and feeding holes 12 used for feeding the carrier tape 10 in the lengthwise direction thereof are formed at regular intervals on both side end portions thereof. In substantially the central portion of the insulating film 11, a device hole 13 in which the semiconductor chip 1 is disposed is formed. Narrow and trapezoidal openings 14-1 to 14-4 are formed to respectively face the four sides of the device hole 13 and surround the device hole 13.

U.S. Patent Oct. 25, 1994 Sheet 1 of 9 5,359,222





FIG. 2